Previously, we developed a high-density assembly technology to miniaturize the motion control CPU SiP for humanoid robots. It is necessary to mount a number of passive components on an expensive buildup PWB to accomplish this CPU SiP assembly and satisfy electrical performance requirements. As a result, we developed an embedded device technology to realize further miniaturization and achieve excellent electrical performance with the CPU SiP. This paper is intended as an investigation of the impacts of module-level miniaturization with embedded active device technology on the electrical performance. From our investigation, it is concluded that the CPU-embedded SiP has excellent electrical performance, such as signal reflection, cross-talk noise and simultaneous switching output noise. In addition, the CPUembedded SiP has sufficient signal transmission properties for a data rate of 4 Gbps. The results of this investigation will change the future technology position of module-level miniaturization with embedded device technology.
Introduction
The authors developed a high-density assembly technology to miniaturize the motion control CPU module for humanoid robots, which supports hardware-level real-time processing functions and real-time communication. In this CPU module, a 10 × 10 mm CPU die with 1,000 I/O terminals and four DDR packaged devices are mounted on a ten-layered 33 × 33 mm buildup substrate. From this development, we checked that further miniaturization is impossible if only conventional surface mount technology is applied to this CPU module assembly, because the contact area of all the surface mount components and the surface area of the buildup substrate are almost the same. Therefore, the evolution of CPU modules for humanoid robots cannot be accomplished without innovations in novel three-dimensional assembly technologies. In other words, we demonstrated the result of an ultimate surface mount technology through this development of a CPU module for humanoid robots. 
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Transactions of The Japan Institute of Electronics Packaging Vol. 2, No. 1, 2009 have many technical advantages in miniaturization. On the other hand, there are substantive problems in applying these technologies to mass production. On SOS and TSV technologies, signal qualities are not affected by the parasitic impedance of wiring-pattern, because the wiring-pattern lengths between LSIs are extremely short on these structures. On the other hand, both 3D integration technologies require an advanced thin-film fabrication technology and a super-connect technology to achieve a high-performance integrated system; additionally, their production costs depend greatly on the manufacturing yield of LSI fabrication. With POP technology, it is possible to ensure high manufacturing yields, because each package can be applied after the electrical inspection. However, the number of interconnections between LSIs will be strongly restricted, because the wiring-patterns and external pads can be arranged only in the peripheral region of the package plane surface. Thus, these 3D integration technologies have both merits and demerits. Therefore, we have developed a novel module-level 3D integration technology to overcome the weaknesses of these first and second level 3D integration technologies.
We first announced our findings on embedded passive and active device technologies using the B 2 it PWB fabrication method at the International Symposium on Microelectronics in 2007. [2] In this symposium we showed only that the mechanical reliability of the passive and active device embedded PCB substrate was enough. In the present paper, we clarify and report on the electrical capabilities of embedded active device substrates through some feasibility research on the electrical performance with CPU and memory module configurations.
There are three main targets in this investigation. The first is to find how to embed the electrically-tested CPU into the PWB substrate. For high-performance devices with large numbers of pins, it is very difficult to execute electrical testing after completing the device-embedding process. It is necessary to draw out all terminals for the CPU function test on the top surface of the PWB substrate.
Therefore, a complex wiring-pattern design is required to embed a CPU in a PWB substrate. We developed a thin testable package to resolve this serious issue, which can easily screen the electrical function before the CPU embedding process.
The second target is to find how to enhance the capabilities of electrical performance in a 3D space including the internal space of the PWB substrate. Embedded device technology can reduce the loading impedance of signal wiring pattern connecting the CPU to the memories. We verify the effect of this reduction in loading impedance on signal quality. Specifically, we verify memory access performance by means of a SPICE simulation method with a modeled circuit of accurate electrical parameters.
The third target is to find how to adequately improve the signal qualities of high-speed signals from the embedded CPU, after passing through the wiring patterns of internal layers and vias. We evaluate the communication performance of the embedded active device substrate with the structure of a hybrid buildup substrate (i.e., build-up on PTH core) and core-less buildup substrate (i.e., all-B 2 it substrate).
CPU embed procedure with B 2 it fabrication
In this chapter, we introduce the outlines of the CPU embed procedure with B 2 it fabrication technology. [3] The CPU embed procedure consists of a packaging process for the bare CPU die, a soldering process to connect the CPU package with the base PWB substrate, and a laminate process to embed the CPU package using B 2 it fabrication technology.
Thin CPU packaging process
We have developed a new testable thin CPU package to embed a high pin-count CPU die into the PWB substrate.
This thin CPU package is composed of a 0.1 mm thick CPU die, a double-sided substrate with 0.04 mm thick dielectric, and encapsulation resin to cover the whole area of the CPU die. The total thickness of this finished thin CPU package without lead-free solder bumps is 0.23 mm. cess. All the external pads of this thin CPU package are drawn on dielectric using the fan-in and fan-out shapes, and these are arranged in the pitch of the JEDEC standard formats. Therefore, it is possible to do a CPU electrical test with a commercial test socket developed for conventional CSP packages. From the development of this special thin CPU package, we have an easy technique to embed a CPU with 400 pins into a PWB substrate. Figure 3 shows the thin CPU package embed procedure using B 2 it fabrication technology. Initially, a two-or fourlayered metal circuit PWB is prepared to mount the thin CPU package with lead-free solder bumps. The opposite face of this four layered metal circuit PWB (i.e., the back side of the CPU mounted surface) is used as the surfacemount area for the DDR memories.
Thin CPU package embed procedure with B 2 it fabrication process
Secondly, the electrically inspected thin CPU package is mounted on the four-layered metal circuit PWB with leadfree solder-paste, and connection with this four layered metal circuit PWB is completed using IR-reflow. Thirdly, following this IR-reflow, electrical interconnection is completed by performing flux cleaning and under-fill resin injection. Fourthly, the two-layered core circuit PWB with device hole and four-layered metal circuit PWB are adjusted to this CPU-mounted four-layered metal circuit PWB using an X-ray camera alignment technology. After this alignment, the CPU embed process is completed thorough a laminating process, with the resin filling to the cavity part of the internal two-layered circuit PWB and the electrical connection between both PWB units done at the same time. Finally, the PWB fabrication is finished with a photolithography process to form metal circuits on both surfaces of this laminated PWB. In this way, the CPU embed procedure with B 2 it fabrication technology has the feature of a small number of steps in the laminate process.
Also, because pre-inspected circuit PWB units can be used for the CPU embed process, we can easily ensure highyield in the CPU-embedded PCB production. 
Mechanical reliability of thin CPU-packageembedded PCB
We examined three kinds of mechanical reliability tests for the thin CPU-package-embedded PCB with an eightlayered metal circuit configuration. Figure 5 shows the results of the thermal cycling, high-temperature operation life, and drop impact tests of this thin silicon embedded PCB.
All the mechanical reliability tests were conducted using 
Verification of memory access performance of CPU-embedded PCB substrate
In this section, we introduce the verified results for the signal transmission performance of the SiP, which is composed of four surface mounted memories and one embedded CPU in a PWB. We mainly evaluated the signal integrities of data signal, crosstalk and switching noise using SPICE simulation technology. All of these validation case studies for electrical performances were executed using the reference model of a conventional side-by-side SiP structure.
Three-dimensional floor plan for CPU-embedded SiP
According to the design guidelines for DDR memory, the length of the address lines and data lines are required to be equal to the strobe signal in order to optimize the memory access performance. In particular, a layout design optimization that defines the characteristic impedance of the signal lines is very important to suppress the signal skew and crosstalk noise. From this investigation, we checked that there are sufficient capabilities against simultaneous switching of sixteen-bit operation on this CPU-embedded SiP without embedded decouple-capacitors.
From these validation case studies with SPICE simulation, we verified the CPU-embedded SiP has better electrical performance than the side-by-side SiP. In addition, we checked that the CPU-embedded SiP has the advantage of reducing the number of passive components for adjusting the signal quality. As described above, the CPU-embedded
SiP is the most effective solution to miniaturize SiP functions with a high-speed interface.
Evaluation of signal communication performance in I/O device embedded SiP
In this section, we verify the signal-quality degradation 
Outline of CPU I/O device-embedded SiP

Electromagnetic field analysis of signal wiring
Before checking the signal integrity using the instrumental method, we analyzed the wiring characteristics of each PWB of the SiP structure. These results correspond to the behavior of the mixmode insertion loss analysis. It is considered that the sig- 
Conclusion
We developed a high-density embedded device technology to miniaturize the motion-control CPU module for humanoid robots. From our investigation, it is concluded that a CPU-embedded PCB has excellent electrical performance, such as anti-signal reflection property, anti-cross-talk noise property, and resistance properties for simultaneous switching output noise. Furthermore, using an instrumental method, we verified that the CPU-embedded PCB has satisfactory signal-transmission performance, up to the data rate of 4 Gbps. However, we did not do an analysis of the power integrity for the CPU-core logic system in this article; we would like to investigate this remaining issue in the future.
